{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,16]],"date-time":"2024-08-16T07:08:35Z","timestamp":1723792115202},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2012,9,1]],"date-time":"2012-09-01T00:00:00Z","timestamp":1346457600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/tcsii.2012.2208675","type":"journal-article","created":{"date-parts":[[2012,8,17]],"date-time":"2012-08-17T18:05:20Z","timestamp":1345226720000},"page":"533-537","source":"Crossref","is-referenced-by-count":10,"title":["Design of Low-Voltage Digital Building Blocks and ADCs for Energy-Efficient Systems"],"prefix":"10.1109","volume":"59","author":[{"given":"Mahmut E.","family":"Sinangil","sequence":"first","affiliation":[]},{"given":"Marcus","family":"Yip","sequence":"additional","affiliation":[]},{"given":"Masood","family":"Qazi","sequence":"additional","affiliation":[]},{"given":"Rahul","family":"Rithe","sequence":"additional","affiliation":[]},{"given":"Joyce","family":"Kwong","sequence":"additional","affiliation":[]},{"given":"Anantha P.","family":"Chandrakasan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914328"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021925"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref32","first-page":"330","article-title":"A high-density subthreshold SRAM with data-independent bitline leakage and virtual ground replica scheme","author":"kim","year":"2007","journal-title":"Proc IEEE ISSCC"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494077"},{"key":"ref30","first-page":"350","article-title":"A 512 kb 8T SRAM macro operating down to 0.57 V with an AC-coupled sense amplifier and embedded data-retention-voltage sensor in 45 nm SOI CMOS","author":"qazi","year":"2010","journal-title":"Proc IEEE ISSCC"},{"key":"ref37","first-page":"226","article-title":"The scaling of data sensing schemes for high speed cache design in sub-0.18 <ref_formula><tex Notation=\"TeX\">$\\mu \\hbox{m}$<\/tex><\/ref_formula>","author":"zhang","year":"2000","journal-title":"VLSI Symp Tech Dig"},{"key":"ref36","first-page":"260","article-title":"A 28 nm high-density 6T SRAM with optimized peripheral-assist circuits for operation down to 0.6 V","author":"sinangil","year":"2011","journal-title":"Proc IEEE ISSCC"},{"key":"ref35","first-page":"348","article-title":"A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149 m2 cell in 32 nm high-k metal-gate CMOS","author":"fujimura","year":"2010","journal-title":"Proc IEEE ISSCC"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref28","first-page":"328","article-title":"A 65 nm 8T sub-vt SRAM employing sense-amplifier redundancy","author":"verma","year":"2006","journal-title":"Proc IEEE ISSCC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref29","first-page":"282","article-title":"A reconfigurable 65 nm SRAM achieving voltage scalability from 0.25&#x2013;1.2 V and performance scalability from 20 kHz&#x2013;200 MHz","author":"sinangil","year":"2008","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.645069"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/LPE.2000.155245","article-title":"design issues for dynamic voltage scaling","author":"burd","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.881332"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681573"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/92.238423"},{"key":"ref24","first-page":"155","article-title":"Statistical timing analysis with correlated non-Gaussian parameters using independent component analysis","author":"singh","year":"2006","journal-title":"Proc IEEE DAC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065604"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref25","first-page":"132","article-title":"A 28 nm 0.6 V low-power DSP for mobile applications","author":"gammie","year":"2011","journal-title":"Proc IEEE ISSCC"},{"key":"ref50","first-page":"190","article-title":"A resolution-reconfigurable 5-to-10 b 0.4-to-1 V power scalable SAR ADC","author":"yip","year":"2011","journal-title":"Proc IEEE ISSCC"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006334"},{"key":"ref55","first-page":"476","article-title":"A 250 mV 7.5 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{W}$<\/tex><\/ref_formula> 61 dB SNDR CMOS SC <ref_formula> <tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> modulator using a near-threshold-voltage-biased CMOS inverter technique","author":"michel","year":"2011","journal-title":"Proc IEEE ISSCC"},{"key":"ref54","first-page":"72","article-title":"A 0.5 V 74 dB SNDR 25 kHz CT <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> modulator with return-to-open DAC","author":"pun","year":"2006","journal-title":"Proc IEEE ESSCC"},{"key":"ref53","first-page":"355","article-title":"A 12 b 5-to-50 MS\/s 0.5-to-1 V voltage scalable zero-crossing based pipelined ADC","author":"lee","year":"2011","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191042"},{"key":"ref10","first-page":"154","article-title":"A 2.60 pJ\/Inst subthreshold sensor processor for optimal energy efficiency","author":"zhai","year":"2006","journal-title":"VLSI Symp Tech Dig"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708784"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2084470"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2144450"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457181"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2124477"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852164"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1145\/1013235.1013265","article-title":"Characterizing and Modeling Minimum Energy Operation for Subthreshold Circuits","author":"calhoun","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref6","first-page":"66","article-title":"A 0.6 V 2.9 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{W}$<\/tex><\/ref_formula> mixed-signal front-end for ECG monitoring","author":"yip","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163552"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283837"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892191"},{"key":"ref49","author":"murmann","year":"0","journal-title":"ADC Performance Survey 19972011"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028933"},{"key":"ref46","first-page":"266","article-title":"Digitally synthesized stochastic flash ADC using only standard digital cells","author":"weaver","year":"2011","journal-title":"Proc IEEE Symp VLSI"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032699"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185352"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906210"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2128150"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007155"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/49.761034"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672032"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/6299017\/06272333.pdf?arnumber=6272333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T20:00:39Z","timestamp":1643227239000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6272333\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":55,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2012.2208675","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}