{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,27]],"date-time":"2025-11-27T06:32:22Z","timestamp":1764225142866},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tcsii.2012.2220691","type":"journal-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T18:03:14Z","timestamp":1351274594000},"page":"761-765","source":"Crossref","is-referenced-by-count":12,"title":["A Model for MOS Diodes With $V_{\\rm th}$ Cancellation in RFID Rectifiers"],"prefix":"10.1109","volume":"59","author":[{"given":"Hans","family":"Raben","sequence":"first","affiliation":[]},{"given":"Johan","family":"Borg","sequence":"additional","affiliation":[]},{"given":"Jonny","family":"Johansson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"334","article-title":"Improved efficiency in the CMOS cross-connected bridge rectifier for RFID applications","author":"rabn","year":"2011","journal-title":"Proc 18th Int Conf MIXDES"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895229"},{"key":"ref12","first-page":"1","article-title":"Optimization of the NMOS and PMOS gate cross-connected rectifier for RF power extraction in RFID applications","author":"fu","year":"2008","journal-title":"Proc APMC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RFID.2012.6193058"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271743"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886523"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858620"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSYST.2008.2009206"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351344"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/0470855460"},{"key":"ref7","author":"baker","year":"2007","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2010.5477409"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.817249"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.885400"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/6403559\/06341060.pdf?arnumber=6341060","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:44:19Z","timestamp":1638218659000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6341060\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":14,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2012.2220691","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}