{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T17:37:31Z","timestamp":1762623451674},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/tcsii.2012.2231038","type":"journal-article","created":{"date-parts":[[2012,12,24]],"date-time":"2012-12-24T19:01:36Z","timestamp":1356375696000},"page":"918-921","source":"Crossref","is-referenced-by-count":7,"title":["Large Within-Die Gate Delay Variations in Sub-Threshold Logic Circuits at Low Temperature"],"prefix":"10.1109","volume":"59","author":[{"given":"Ryo","family":"Takahashi","sequence":"first","affiliation":[]},{"given":"Hidehiro","family":"Takata","sequence":"additional","affiliation":[]},{"given":"Tadashi","family":"Yasufuku","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Fuketa","sequence":"additional","affiliation":[]},{"given":"Makoto","family":"Takamiya","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Nomura","sequence":"additional","affiliation":[]},{"given":"Hirofumi","family":"Shinohara","sequence":"additional","affiliation":[]},{"given":"Takayasu","family":"Sakurai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568738"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619758"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.49.054101"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024942"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039270"},{"key":"ref1","author":"wang","year":"2006","journal-title":"Sub-Threshold Design for Ultra Low-Power Systems"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/6424017\/06392909.pdf?arnumber=6392909","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:44:23Z","timestamp":1638218663000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6392909\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":7,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2012.2231038","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}