{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:04:36Z","timestamp":1761581076760,"version":"3.40.4"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2013,4,1]],"date-time":"2013-04-01T00:00:00Z","timestamp":1364774400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2013,4,1]],"date-time":"2013-04-01T00:00:00Z","timestamp":1364774400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,4,1]],"date-time":"2013-04-01T00:00:00Z","timestamp":1364774400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/tcsii.2013.2251940","type":"journal-article","created":{"date-parts":[[2013,3,29]],"date-time":"2013-03-29T18:01:36Z","timestamp":1364580096000},"page":"217-221","source":"Crossref","is-referenced-by-count":11,"title":["Low-Power Reconfigurable Processor Utilizing Variable Dual $V_{\\rm DD}$"],"prefix":"10.1109","volume":"60","author":[{"given":"Jianfeng","family":"Zhu","sequence":"first","affiliation":[{"name":"National Laboratory for Information Science and Technology and the Institute of Microelectronics , Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[{"name":"National Laboratory for Information Science and Technology and the Institute of Microelectronics , Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[{"name":"National Laboratory for Information Science and Technology and the Institute of Microelectronics , Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[{"name":"National Laboratory for Information Science and Technology and the Institute of Microelectronics , Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.661211"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364665"},{"journal-title":"ITRS Roadmap 2011 Design","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391672"},{"key":"ref4","first-page":"230","article-title":"Dynamic VDD switching technique and mapping optimization in dynamically reconfigurable processor for efficient energy reduction","author":"yamamoto","year":"2011","journal-title":"Proc Int Symp Reconf Comput Arch Tools Appl"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439291"},{"key":"ref6","first-page":"61","article-title":"ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix","author":"mei","year":"2003","journal-title":"Proc FPLA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996767"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968288"},{"key":"ref2","first-page":"330","article-title":"A 59.5 mW scalable\/multi-view video decoder chip for Quad\/3D full HDTV and video streaming applications","author":"tzu-der","year":"2010","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280747"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382678"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/6502228\/06490355.pdf?arnumber=6490355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T17:44:47Z","timestamp":1745343887000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6490355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":14,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2013.2251940","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2013,4]]}}}