{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:05:24Z","timestamp":1761581124858},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/tcsii.2013.2273731","type":"journal-article","created":{"date-parts":[[2013,9,11]],"date-time":"2013-09-11T19:26:02Z","timestamp":1378927562000},"page":"602-606","source":"Crossref","is-referenced-by-count":6,"title":["NBTI\/PBTI-Aware WWL Voltage Control for Half-Selected Cell Stability Improvement"],"prefix":"10.1109","volume":"60","author":[{"given":"Zhao Chuan","family":"Lee","sequence":"first","affiliation":[]},{"given":"Kam Chew","family":"Leong","sequence":"additional","affiliation":[]},{"given":"Zhi Hui","family":"Kong","sequence":"additional","affiliation":[]},{"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"439","article-title":"Time dependent Vccmin degradation of SRAM fabricated with high-<ref_formula><tex Notation=\"TeX\">$k$<\/tex> <\/ref_formula> gate dielectrics","author":"lin","year":"2007","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref3","first-page":"1","article-title":"Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using IDDQ","author":"kang","year":"2007","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/TDMR.2005.845880","article-title":"Threshold voltage instability in high-<ref_formula><tex Notation=\"TeX\">$k$<\/tex><\/ref_formula> gate dielectric stacks","volume":"5","author":"zafar","year":"2005","journal-title":"IEEE Trans Device Mater Rel"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039684"},{"key":"ref5","first-page":"200","article-title":"NBTI\/PBTI-aware wordline voltage control with no boosted supply for stability improvement of half-selected SRAM cells","author":"lee","year":"2012","journal-title":"Proc IEEE Int SoC Design Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2084490"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907998"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705198"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2002.996644"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/6595586\/06578139.pdf?arnumber=6578139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:44:34Z","timestamp":1638218674000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6578139\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":10,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2013.2273731","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,9]]}}}