{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:53:37Z","timestamp":1761663217367},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/tcsii.2013.2285968","type":"journal-article","created":{"date-parts":[[2013,12,18]],"date-time":"2013-12-18T00:48:56Z","timestamp":1387327736000},"page":"862-866","source":"Crossref","is-referenced-by-count":23,"title":["The Role of Charge Pump Mismatch in the Generation of Integer Boundary Spurs in Fractional-N Frequency Synthesizers: Why Worse Can Be Better"],"prefix":"10.1109","volume":"60","author":[{"given":"Vahideh Sadat","family":"Sadeghi","sequence":"first","affiliation":[]},{"given":"Hossein","family":"Miar Naimi","sequence":"additional","affiliation":[]},{"given":"Michael Peter","family":"Kennedy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831598"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2008.4561438"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916694"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"2787","DOI":"10.1109\/JSSC.2008.2005716","article-title":"Spurious tone suppression techniques applied to a wide-bandwidth 2.4 GHz fractional-<ref_formula> <tex Notation=\"TeX\">$N$<\/tex><\/ref_formula> PLL","volume":"43","author":"wang","year":"2008","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2164960"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-006-7832-3"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009058"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.841594"},{"key":"ref19","first-page":"46","article-title":"A 4 GHz fractional-N synthesizer for IEEE802.11a","author":"chien","year":"2004","journal-title":"Proc IEEE Symp VLSI"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/19.87022"},{"key":"ref3","year":"1990","journal-title":"Frequency synthesizers having dividing ratio controlled by sigma-delta modulator"},{"key":"ref6","author":"perrott","year":"2011","journal-title":"CppSim\/VppSim Primer"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e90-a.10.2141"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"835","DOI":"10.1109\/JSSC.2002.1015680","article-title":"A CMOS monolithic <ref_formula><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex><\/ref_formula>-controlled fractional- <ref_formula><tex Notation=\"TeX\">$N$<\/tex><\/ref_formula> frequency synthesizer for DCS-1800","volume":"37","author":"de muer","year":"2002","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0094-3"},{"key":"ref2","author":"egan","year":"1998","journal-title":"Frequency Synthesis by Phase Lock"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"881","DOI":"10.1109\/TCSII.2009.2035258","article-title":"fractional-n phase-locked-loop-based frequency synthesis: a tutorial","volume":"56","author":"su","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819119"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"877","DOI":"10.1109\/TCSI.2009.2016180","article-title":"Dynamic current-matching charge pump and gated-offset linearization technique for delta-sigma fractional-<ref_formula><tex Notation=\"TeX\">$N$<\/tex><\/ref_formula> PLLs","volume":"56","author":"lin","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref21","author":"razavi","year":"2011","journal-title":"RF Microelectronics"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/6679724\/06654249.pdf?arnumber=6654249","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T19:59:40Z","timestamp":1640289580000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6654249\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":21,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2013.2285968","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,12]]}}}