{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:14:00Z","timestamp":1761394440808},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/tcsii.2013.2296134","type":"journal-article","created":{"date-parts":[[2014,2,17]],"date-time":"2014-02-17T19:04:24Z","timestamp":1392663864000},"page":"153-157","source":"Crossref","is-referenced-by-count":2,"title":["A Forwarded-Clock Receiver With Constant and Wide-Range Jitter-Tracking Bandwidth"],"prefix":"10.1109","volume":"61","author":[{"given":"Sang-Hye","family":"Chung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young-Ju","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyung-Soo","family":"Ha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seung-Jun","family":"Bae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung-Bae","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lee-Sup","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/982314"},{"key":"ref3","first-page":"84","article-title":"An 8 Gb\/s forwarded-clock I\/O receiver with up to 1 GHz constant jitter tracking bandwidth using a weak injection-locked oscillator in 0.13 um CMOS","author":"chung","year":"2011","journal-title":"Proc IEEE Int Symp VLSI Circuits Dig"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"4887","DOI":"10.1109\/ISCAS.2005.1465728","article-title":"A delay compensation technique for <ref_formula><tex Notation=\"TeX\">$N$<\/tex><\/ref_formula>-phase clock generation with <ref_formula><tex Notation=\"TeX\">$2(N-1)$<\/tex><\/ref_formula> delay units","author":"chen","year":"2005","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746414"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015681"},{"key":"ref5","first-page":"29","article-title":"A low-jitter PLL and repeaterless network for a 20 Gb\/s link","author":"o'mahony","year":"2006","journal-title":"Proc IEEE Int Symp VLSI Circuits Dig"},{"key":"ref12","first-page":"410","article-title":"An 8 Gb\/s 0.65 mW\/Gb\/s forwarded-clock receiver using an ILO with dual feedback loop and quadrature injection scheme","author":"seol","year":"2013","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"788","article-title":"A mixed PLL\/DLL architecture for low jitter clock generation","author":"bae","year":"2004","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011040"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2131730"},{"key":"ref9","first-page":"1337","article-title":"Adaptive-bandwidth mixing PLL\/DLL based multi-phase clock generator for optimal jitter performance","volume":"46","author":"amber","year":"2011","journal-title":"IEEE Custom Integr Circuits Conf"},{"key":"ref1","first-page":"46","article-title":"A 0.6 mW\/Gbps, 6.4?8.0 Gbps serial link receiver using local injection-locked oscillators in 90 nm CMOS","author":"hu","year":"2006","journal-title":"Proc IEEE Int Symp VLSI Circuits Dig"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/6766668\/06742588.pdf?arnumber=6742588","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:30:57Z","timestamp":1642005057000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6742588\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":12,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2013.2296134","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,3]]}}}