{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:25:41Z","timestamp":1771701941291,"version":"3.50.1"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61176031"],"award-info":[{"award-number":["61176031"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Mega Project of Science Research China","award":["2010ZX03006-003-02"],"award-info":[{"award-number":["2010ZX03006-003-02"]}]},{"name":"Natural Science Foundation of Jiangsu","award":["BK2011334"],"award-info":[{"award-number":["BK2011334"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tcsii.2014.2304893","type":"journal-article","created":{"date-parts":[[2014,2,21]],"date-time":"2014-02-21T14:02:06Z","timestamp":1392991326000},"page":"264-268","source":"Crossref","is-referenced-by-count":12,"title":["A Multiple-Stage Parallel Replica-Bitline Delay Addition Technique for Reducing Timing Variation of SRAM Sense Amplifiers"],"prefix":"10.1109","volume":"61","author":[{"given":"JianHui","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"JiaFeng","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"YingCheng","family":"Xia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Na","family":"Bai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672108"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.705359"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.58"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164294"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280731"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243809"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542310"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2105550"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011042"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/6798683\/06746642.pdf?arnumber=6746642","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:53:44Z","timestamp":1641988424000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6746642\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":10,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2014.2304893","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}