{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T11:11:23Z","timestamp":1769857883687,"version":"3.49.0"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001711","name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","doi-asserted-by":"publisher","award":["PP002-119057"],"award-info":[{"award-number":["PP002-119057"]}],"id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Swiss Government Excellence Scholarship"},{"name":"Intel Ph.D. fellowship"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tcsii.2014.2305016","type":"journal-article","created":{"date-parts":[[2014,3,3]],"date-time":"2014-03-03T14:02:47Z","timestamp":1393855367000},"page":"259-263","source":"Crossref","is-referenced-by-count":25,"title":["Replica Technique for Adaptive Refresh Timing of Gain-Cell-Embedded DRAM"],"prefix":"10.1109","volume":"61","author":[{"given":"Adam","family":"Teman","sequence":"first","affiliation":[]},{"given":"Pascal","family":"Meinerzhagen","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Giterman","sequence":"additional","affiliation":[]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea3020054"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1049\/ip-sen:20000460","article-title":"A 5.42n W\/kB retention power logic-compatible embedded DRAM with 2T dual-Vt gain cell for low power sensing applicaions","author":"lee","year":"0","journal-title":"Proc IEEE A-SSCC"},{"key":"ref6","first-page":"1","article-title":"A sub-VT 2T gain-cell memory for biomedical applications","author":"meinerzhagen","year":"0","journal-title":"Proc IEEE Sub-VT Microelectron Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2012.6377022"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.12"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/joe.2013.0057"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2206685"},{"key":"ref9","first-page":"119","article-title":"A 0.9 V, 65 nm logic-compatible embedded DRAM with 1 ms data retention time and 53% less static power than a power-gated SRAM","author":"chun","year":"0","journal-title":"Proc ACM\/IEEE ISLPED"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007155"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/6798683\/06754136.pdf?arnumber=6754136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:53:43Z","timestamp":1641988423000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6754136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":9,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2014.2305016","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}