{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:58:27Z","timestamp":1740167907028,"version":"3.37.3"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100013286","name":"Specialized Research Fund for the Doctoral Program of Higher Education of China","doi-asserted-by":"publisher","award":["20110073110055"],"award-info":[{"award-number":["20110073110055"]}],"id":[{"id":"10.13039\/501100013286","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1162152","1162165"],"award-info":[{"award-number":["1162152","1162165"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/tcsii.2014.2312640","type":"journal-article","created":{"date-parts":[[2014,4,21]],"date-time":"2014-04-21T18:01:51Z","timestamp":1398103311000},"page":"354-358","source":"Crossref","is-referenced-by-count":9,"title":["Realizing Unequal Error Correction for nand Flash Memory at Minimal Read Latency Overhead"],"prefix":"10.1109","volume":"61","author":[{"given":"Jiangpeng","family":"Li","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong Univ., Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Zhao","sequence":"additional","affiliation":[{"name":"Rensselaer Polytech. Inst., Troy, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Ma","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong Univ., Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Rensselaer Polytech. Inst., Troy, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"LDPC codes for Flash channel","author":"hu","year":"0","journal-title":"Proc Flash Memory Summit"},{"key":"ref3","article-title":"Novel ECC architecture enhances storage system reliability","author":"yang","year":"0","journal-title":"Proc Flash Memory Summit"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2010.939785"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCNC.2012.6167471"},{"key":"ref5","article-title":"An LDPC-enabled Flash controller in 40 nm CMOS","author":"yeo","year":"0","journal-title":"Proc Flash Memory Summit"},{"key":"ref8","first-page":"57","article-title":"Design tradeoffs for SSD performance","author":"agrawal","year":"0","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref7","first-page":"424","article-title":"Over-10x-extended-lifetime 76%-reduced-error solid-state drives SSDs with error-prediction LDPC architecture and error-recovery scheme","author":"tanakamaru","year":"0","journal-title":"Proc IEEE ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2007.906890"},{"journal-title":"The DiskSim Simulation Environment Version 4 0 Reference Manual","year":"2008","author":"bucy","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/6814862\/06803051.pdf?arnumber=6803051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,10]],"date-time":"2024-05-10T17:34:40Z","timestamp":1715362480000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6803051\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":10,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2014.2312640","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2014,5]]}}}