{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,30]],"date-time":"2025-11-30T08:47:06Z","timestamp":1764492426616},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2014,7,1]],"date-time":"2014-07-01T00:00:00Z","timestamp":1404172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Croucher Startup Allowance"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/tcsii.2014.2327314","type":"journal-article","created":{"date-parts":[[2014,5,29]],"date-time":"2014-05-29T18:04:08Z","timestamp":1401386648000},"page":"521-525","source":"Crossref","is-referenced-by-count":14,"title":["Unified Architecture for Double\/Two-Parallel Single Precision Floating Point Adder"],"prefix":"10.1109","volume":"61","author":[{"given":"Manish Kumar","family":"Jaiswal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ray C. C.","family":"Cheung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Balakrishnan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kolin","family":"Paul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122237"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2011.14"},{"key":"ref10","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.47"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870924"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.355050"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207662"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RME.2008.4595739"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2008.05.004"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1839480.1839481"},{"key":"ref9","year":"2008"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1839480.1839486"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/6856260\/06823121.pdf?arnumber=6823121","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:16:56Z","timestamp":1642004216000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6823121\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":12,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2014.2327314","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7]]}}}