{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T12:54:34Z","timestamp":1773924874916,"version":"3.50.1"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Swiss NSF","award":["200021_149447"],"award-info":[{"award-number":["200021_149447"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/tcsii.2014.2327336","type":"journal-article","created":{"date-parts":[[2014,5,29]],"date-time":"2014-05-29T18:04:08Z","timestamp":1401386648000},"page":"609-613","source":"Crossref","is-referenced-by-count":102,"title":["Hardware Architecture for List Successive Cancellation Decoding of Polar Codes"],"prefix":"10.1109","volume":"61","author":[{"given":"Alexios","family":"Balatsoukas-Stimming","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandre J.","family":"Raymond","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Warren J.","family":"Gross","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2012.6364209"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2223693"},{"key":"ref10","year":"2012"},{"key":"ref6","first-page":"205","article-title":"A successive cancellation decoder ASIC for a 1024-bit polar code in 180 nm CMOS","author":"mishra","year":"0","journal-title":"Proc Asian Solid-State Circuits Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2174166"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2013.2251339"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2011.6033904"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISWCS.2011.6125398"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2011.5946819"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2013.070213.120789"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2021379"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/6870680\/06823099.pdf?arnumber=6823099","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:19:45Z","timestamp":1642004385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6823099\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":11,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2014.2327336","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}