{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:43:23Z","timestamp":1761648203040,"version":"3.37.3"},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T00:00:00Z","timestamp":1414800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["1162152"],"award-info":[{"award-number":["1162152"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/tcsii.2014.2350377","type":"journal-article","created":{"date-parts":[[2014,8,22]],"date-time":"2014-08-22T19:47:53Z","timestamp":1408736873000},"page":"885-889","source":"Crossref","is-referenced-by-count":4,"title":["Overclocking NAND Flash Memory I\/O Link in LDPC-Based SSDs"],"prefix":"10.1109","volume":"61","author":[{"family":"Kai Zhao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jiangpeng Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jun Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rino","family":"Micheloni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tong Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Open NAND Flash Interface Specification","year":"0","key":"ref4"},{"key":"ref3","first-page":"424","article-title":"Over-10 $\\times$-extended-lifetime 76%-reduced-error solid-state drives (SSDs) with error-prediction LDPC architecture and error-recovery scheme","author":"tanakamaru","year":"0","journal-title":"Proc IEEE ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/26.990903"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/26.975756"},{"key":"ref2","article-title":"LDPC codes for Flash channel","author":"hu","year":"0","journal-title":"Proc Flash Memory Summit"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835962"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/6945398\/06882148.pdf?arnumber=6882148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:06:13Z","timestamp":1642003573000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6882148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":7,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2014.2350377","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2014,11]]}}}