{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T18:07:56Z","timestamp":1774375676790,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T00:00:00Z","timestamp":1414800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Hasso Plattner Institute"},{"name":"Advanced Circuit Research Center"},{"name":"Intel Collaborative Research Institute for Computational Intelligence (ICRI-CI)"},{"DOI":"10.13039\/501100001742","name":"U.S.\u2013Israel Binational Science Foundation","doi-asserted-by":"publisher","award":["2012139"],"award-info":[{"award-number":["2012139"]}],"id":[{"id":"10.13039\/501100001742","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/tcsii.2014.2357292","type":"journal-article","created":{"date-parts":[[2014,9,11]],"date-time":"2014-09-11T18:42:25Z","timestamp":1410460945000},"page":"895-899","source":"Crossref","is-referenced-by-count":658,"title":["MAGIC\u2014Memristor-Aided Logic"],"prefix":"10.1109","volume":"61","author":[{"given":"Shahar","family":"Kvatinsky","sequence":"first","affiliation":[]},{"given":"Dmitry","family":"Belousov","sequence":"additional","affiliation":[]},{"given":"Slavik","family":"Liman","sequence":"additional","affiliation":[]},{"given":"Guy","family":"Satat","sequence":"additional","affiliation":[]},{"given":"Nimrod","family":"Wald","sequence":"additional","affiliation":[]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[]},{"given":"Avinoam","family":"Kolodny","sequence":"additional","affiliation":[]},{"given":"Uri C.","family":"Weiser","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"MRL—Memristor ratioed logic for hybrid CMOS–memristor circuits","author":"kvatinsky","year":"0","journal-title":"IEEE Trans Nanotechnol"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref12","first-page":"1","article-title":"MRL—Memristor ratioed logic","author":"kvatinsky","year":"0","journal-title":"Proc Int Workshop Cellular Nanoscale Netw Appl"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1976.10092"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-011-6264-9"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2748"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2347926"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226356"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.06.006"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2038539"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"3640","DOI":"10.1021\/nl901874j","article-title":"Memristor–CMOS hybrid integrated circuits for reconfigurable logic","volume":"9","author":"xia","year":"2009","journal-title":"Nano Lett"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687491"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.3407"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215714"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1063\/1.3236506"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref9","first-page":"142","article-title":"Memristor-based IMPLY logic gate design procedure","author":"kvatinsky","year":"0","journal-title":"Proc IEEE Int Conf Comput Des"},{"key":"ref20","author":"kvatinsky","year":"2014","journal-title":"VTEAM—A General Model for Voltage Controlled Memristors"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165067"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2012.6331438"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/6945398\/06895258.pdf?arnumber=6895258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:06:14Z","timestamp":1642003574000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6895258\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":23,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2014.2357292","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,11]]}}}