{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T00:02:22Z","timestamp":1755993742712,"version":"3.44.0"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/tcsii.2014.2362713","type":"journal-article","created":{"date-parts":[[2014,10,14]],"date-time":"2014-10-14T14:34:01Z","timestamp":1413297241000},"page":"80-84","source":"Crossref","is-referenced-by-count":5,"title":["Set-Triggered-Parallel-Reset Memristor Logic for High-Density Heterogeneous-Integration Friendly Normally Off Applications"],"prefix":"10.1109","volume":"62","author":[{"given":"Meng-Fan","family":"Chang","sequence":"first","affiliation":[{"name":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan"}]},{"given":"Shu-Meng","family":"Yang","sequence":"additional","affiliation":[{"name":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan"}]},{"given":"Chia-Chen","family":"Kuo","sequence":"additional","affiliation":[{"name":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan"}]},{"given":"Ting-Chin","family":"Yang","sequence":"additional","affiliation":[{"name":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan"}]},{"given":"Che-Ju","family":"Yeh","sequence":"additional","affiliation":[{"name":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan"}]},{"given":"Tun-Fei","family":"Chien","sequence":"additional","affiliation":[{"name":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan"}]},{"given":"Li-Yue","family":"Huang","sequence":"additional","affiliation":[{"name":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan"}]},{"given":"Shyh-Shyuan","family":"Sheu","sequence":"additional","affiliation":[{"name":"ITRI, Hsinchu, Taiwan"}]},{"given":"Pei-Ling","family":"Tseng","sequence":"additional","affiliation":[{"name":"ITRI, Hsinchu, Taiwan"}]},{"given":"Yu-Sheng","family":"Chen","sequence":"additional","affiliation":[{"name":"ITRI, Hsinchu, Taiwan"}]},{"given":"Frederick T.","family":"Chen","sequence":"additional","affiliation":[{"name":"ITRI, Hsinchu, Taiwan"}]},{"given":"Tzu-Kun","family":"Ku","sequence":"additional","affiliation":[{"name":"ITRI, Hsinchu, Taiwan"}]},{"given":"Ming-Jinn","family":"Tsai","sequence":"additional","affiliation":[{"name":"ITRI, Hsinchu, Taiwan"}]},{"given":"Ming-Jer","family":"Kao","sequence":"additional","affiliation":[{"name":"ITRI, Hsinchu, Taiwan"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226356"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2167313"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190665"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2150238"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1021\/nl203687n"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2230515"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2273837"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049867"},{"key":"ref8","first-page":"297","article-title":"Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO based RRAM","author":"lee","year":"0","journal-title":"IEDM Tech Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref2","first-page":"434","article-title":"A 0.5 V 4 Mb logic-process compatible embedded resistive RAM (ReRAM) in 65 nm CMOS using low-voltage current- mode sensing scheme with 45 ns random read time","author":"chang","year":"0","journal-title":"Proc IEEE Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177078"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7001113\/06922503.pdf?arnumber=6922503","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T01:08:17Z","timestamp":1755911297000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6922503\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":13,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2014.2362713","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}