{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:07:48Z","timestamp":1761581268896},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"NSF Grants","award":["ECCS-1227977","CCF-1255822"],"award-info":[{"award-number":["ECCS-1227977","CCF-1255822"]}]},{"name":"NSF CAREER","award":["ECCS-1351793"],"award-info":[{"award-number":["ECCS-1351793"]}]},{"name":"SRC","award":["2013-HJ-2411"],"award-info":[{"award-number":["2013-HJ-2411"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/tcsii.2014.2387615","type":"journal-article","created":{"date-parts":[[2015,1,5]],"date-time":"2015-01-05T19:19:01Z","timestamp":1420485541000},"page":"613-617","source":"Crossref","is-referenced-by-count":7,"title":["A Low-Power 4-PAM Transceiver Using a Dual-Sampling Technique for Heterogeneous Latency-Sensitive Network-on-Chip"],"prefix":"10.1109","volume":"62","author":[{"given":"Gyung-Su","family":"Byun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. M.","family":"Navidi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015032"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696207"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.17"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084857"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378787"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036761"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2136630"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859880"},{"key":"ref16","first-page":"182","article-title":"High-bandwidth and low-energy on-chip signaling with adaptive pre-emphasis in 90 nm CMOS","author":"seo","year":"0","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221224"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2185835"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910807"},{"key":"ref28","first-page":"82","article-title":"A high-speed low-power D flip-flop","volume":"1","author":"chandrasekaan","year":"0","journal-title":"Proc 6th Int Conf ASIC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863753"},{"key":"ref27","first-page":"89","article-title":"A 4-Gb\/s\/pin low-power memory I\/O interface using 4-level simultaneous bi-directional signaling","volume":"35","author":"kim","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref3","first-page":"88","article-title":"Tile64TM processor: A 64-core soc with mesh interconnect","author":"bell","year":"0","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405738"},{"key":"ref5","author":"micheli","year":"2006","journal-title":"NetWorks On Chips"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2187688"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.09.005"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"818","DOI":"10.1145\/1629911.1630120","article-title":"technology-driven limits on dvfs controllability of multiple voltage-frequency island designs: a system-level perspective","author":"garg","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917547"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215799"},{"key":"ref22","first-page":"1007","article-title":"A 4-Gb\/s\/pin current mode 4-level simultaneous bidirectional I\/O with current mismatch calibration","author":"kim","year":"0","journal-title":"Proc ISCAS"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.987082"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001934"},{"key":"ref23","first-page":"180","article-title":"A source-synchronous 90 Gb\/s capacitively driven serial on-chip link over 6 mm in 65nm CMOS","author":"walter","year":"0","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2170228"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7115238\/07001190.pdf?arnumber=7001190","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:58:56Z","timestamp":1642003136000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7001190\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":31,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2014.2387615","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}