{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,5]],"date-time":"2026-04-05T20:44:23Z","timestamp":1775421863754,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Power Efficiency Revolution for Embedded Computing Technologies (PERFECT) program"},{"name":"National Science Foundation"},{"name":"Software and Hardware Foundations"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/tcsii.2015.2391632","type":"journal-article","created":{"date-parts":[[2015,1,16]],"date-time":"2015-01-16T15:06:23Z","timestamp":1421420783000},"page":"761-765","source":"Crossref","is-referenced-by-count":61,"title":["Performance Comparisons Between 7-nm FinFET and Conventional Bulk CMOS Standard Cell Libraries"],"prefix":"10.1109","volume":"62","author":[{"given":"Qing","family":"Xie","sequence":"first","affiliation":[]},{"given":"Xue","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Yanzhi","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Shuang","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Mohammad Javad","family":"Dousti","sequence":"additional","affiliation":[]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/16.536820"},{"key":"ref11","first-page":"5.2.1","article-title":"Reduction of direct-tunneling gate leakage current in double-gate and ultra-thin body MOSFETs","author":"chang","year":"0","journal-title":"Proc IEDM"},{"key":"ref12","first-page":"251","article-title":"FinFET scaling to 10 nm gate length","author":"yu","year":"0","journal-title":"Proc IEDM"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.807392"},{"key":"ref14","author":"lien","year":"2014","journal-title":"TSMC Likely to Launch 16 nm FinFET+ Process"},{"key":"ref15","first-page":"283","article-title":"Exploring sub-20 nm FinFET design with predictive technology models","author":"sinha","year":"0","journal-title":"49th ACM\/EDAC\/IEEE DAC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4_3"},{"key":"ref17","first-page":"117","article-title":"Design space exploration of FinFETs in sub-10 nm technologies for energy-efficient near-threshold circuits","author":"gupta","year":"0","journal-title":"Proc 71st Annu DRC"},{"key":"ref18","first-page":"1","article-title":"Performance prediction for multiple-threshold 7 nm-FinFET-based circuits operating in multiple voltage regimes using a cross-layer simulation framework","author":"chen","year":"0","journal-title":"Proc IEEE S3S Microelectron Technol Unified Conf"},{"key":"ref19","first-page":"424","article-title":"5 nm FinFEt standard cell library optimization and circuit synthesis in near- and super-threshold voltage regimes","author":"xie","year":"0","journal-title":"Proc ISVLSI"},{"key":"ref4","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref3","first-page":"292","article-title":"A 180 mV FFT processor using circuit techniques","author":"wang","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref6","first-page":"207","article-title":"FinFETs for nanoscale CMOS digital integrated circuits","author":"king","year":"0","journal-title":"Proc ICCAD"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/55.954920"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7609-3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref20","year":"2013","journal-title":"Process integration devices and structures (PIDS)"},{"key":"ref22","year":"2008","journal-title":"Synopsys Inc HSPICE Simulation and Analysis User Guide"},{"key":"ref21","first-page":"380","article-title":"Variation-aware joint optimization of supply voltage and sleep transistor size for 10 nm FinFET technology","author":"xie","year":"0","journal-title":"Proc 32nd ICCD"},{"key":"ref24","year":"0","journal-title":"LEON2 SPRAC Processor"},{"key":"ref23","year":"2011","journal-title":"Power Compiler User Guide Synopsys Inc"},{"key":"ref25","year":"0"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7166398\/07012086.pdf?arnumber=7012086","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:52:08Z","timestamp":1641988328000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7012086\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":25,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2015.2391632","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}