{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T10:27:25Z","timestamp":1780050445741,"version":"3.53.1"},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Science Foundation","award":["ECCS-1254459"],"award-info":[{"award-number":["ECCS-1254459"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/tcsii.2015.2406351","type":"journal-article","created":{"date-parts":[[2015,2,24]],"date-time":"2015-02-24T19:44:01Z","timestamp":1424807041000},"page":"656-660","source":"Crossref","is-referenced-by-count":12,"title":["An Area- and Power-Efficient <inline-formula> <tex-math notation=\"LaTeX\">$I_\\mathrm{ref}$<\/tex-math><\/inline-formula> Compensation Technique for Voltage-Mode <inline-formula> <tex-math notation=\"LaTeX\">$R-2R$<\/tex-math><\/inline-formula> DACs"],"prefix":"10.1109","volume":"62","author":[{"given":"Wenjuan","family":"Guo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tsedeniya","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steven","family":"Chiang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chintan","family":"Trehan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masahiro","family":"Yoshioka","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nan","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Differential digital-to-analog converter","author":"jiang","year":"2005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2019396"},{"key":"ref6","author":"sheingold","year":"1986","journal-title":"Analog-Digital Conversion Handbook"},{"key":"ref5","article-title":"Interpolation-based digital pre-distortion architecture","author":"chandrasekaran","year":"2011"},{"key":"ref7","author":"holdsworth","year":"2002","journal-title":"Digital Logic Design"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278449"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1455","DOI":"10.1109\/TCSI.2008.916625","article-title":"A heterogeneous 16-bit DAC using a replica compensation","volume":"55","author":"seo","year":"2008","journal-title":"IEEE Trans Circuits Syst I Reg Papers"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7134813\/07047755.pdf?arnumber=7047755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:26Z","timestamp":1642006046000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7047755\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":7,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2015.2406351","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}