{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:33:48Z","timestamp":1772645628215,"version":"3.50.1"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/tcsii.2015.2407753","type":"journal-article","created":{"date-parts":[[2015,2,27]],"date-time":"2015-02-27T19:34:21Z","timestamp":1425065661000},"page":"548-552","source":"Crossref","is-referenced-by-count":29,"title":["A Subharmonically Injection-Locked PLL With Calibrated Injection Pulsewidth"],"prefix":"10.1109","volume":"62","author":[{"given":"Chih-Lu","family":"Wei","sequence":"first","affiliation":[]},{"given":"Ting-Kuei","family":"Kuan","sequence":"additional","affiliation":[]},{"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"392","article-title":"A 2.2 GHz 7.6 mW sub-sampling PLL with 126 dBc\/Hz in-band phase noise and 0.15 psrms jitter in 0.18 ?m CMOS","author":"gao","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001358"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746232"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227609"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811975"},{"key":"ref7","first-page":"414","article-title":"A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing","author":"lee","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","first-page":"466","article-title":"A 4.6 GHz MDLL with $-$46 dBc reference spur and aperture position tuning","author":"ali","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref9","first-page":"818","article-title":"A multi-band single-loop PLL frequency synthesizer with dynamically-controlled switched tuning VCO","author":"paletmo","year":"0","journal-title":"Proc IEEE Midwest Symp Circuits Syst"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7115238\/07051229.pdf?arnumber=7051229","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:02:24Z","timestamp":1642003344000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7051229\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":10,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2015.2407753","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}