{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:58:34Z","timestamp":1740167914444,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tcsii.2015.2415714","type":"journal-article","created":{"date-parts":[[2015,3,23]],"date-time":"2015-03-23T14:27:13Z","timestamp":1427120833000},"page":"161-165","source":"Crossref","is-referenced-by-count":5,"title":["A Variation-Tolerant Subthreshold to Superthreshold Level Shifter for Heterogeneous Interfaces"],"prefix":"10.1109","volume":"63","author":[{"given":"Yingchieh","family":"Ho","sequence":"first","affiliation":[]},{"given":"Shu-Yu","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Chen-Yi","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231037"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007564"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139195065","author":"taur","year":"2009","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2345295"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2186722"},{"key":"ref5","first-page":"990","article-title":"A 65 nm single stage 28 fJ\/cycle 0.12 to 1.2 V level-shifter","author":"mohammadi","year":"0","journal-title":"Proc IEEE ISCAS"},{"key":"ref12","first-page":"188","article-title":"LC 2: Limited contention level converter for robust wide-range voltage conversion","author":"kim","year":"0","journal-title":"Proc Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2295015"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2056110"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2043471"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191320"},{"key":"ref1","first-page":"66","article-title":"A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS","author":"jain","year":"0","journal-title":"Proc IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7394206\/7065309.pdf?arnumber=7065309","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:48:36Z","timestamp":1641988116000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7065309\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2015.2415714","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}