{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T05:49:47Z","timestamp":1649137787309},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/tcsii.2015.2458034","type":"journal-article","created":{"date-parts":[[2015,7,17]],"date-time":"2015-07-17T18:40:36Z","timestamp":1437158436000},"page":"967-971","source":"Crossref","is-referenced-by-count":2,"title":["Hardware Reduction of MASH Delta-Sigma Modulator Based on Partially Folded Architecture"],"prefix":"10.1109","volume":"62","author":[{"given":"Jinook","family":"Song","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E96.C.1227"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2004537"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.888780"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.905877"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2043993"},{"key":"ref3","author":"muer","year":"2003","journal-title":"CMOS Fractional-N Synthesizers Design for High Spectral Purity and Monolithic Integration"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2112890"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"714","DOI":"10.1109\/TCSI.2008.2003383","article-title":"Hardware reduction in digital delta-sigma modulators via error masking—Part I: MASH DDSM","volume":"56","author":"ye","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2043172"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2015387"},{"key":"ref2","article-title":"Delta-sigma fractional-N phase-locked loops","author":"galton","year":"2003","journal-title":"Phase-Locking in High-Performance Systems From Devices to Architectures"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2104551"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.229400"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7277159\/07161333.pdf?arnumber=7161333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:08Z","timestamp":1642003388000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7161333"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":13,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2015.2458034","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,10]]}}}