{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:55:46Z","timestamp":1771613746614,"version":"3.50.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Fund for Scientific Research Flanders (FWO), Belgium"},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61404078"],"award-info":[{"award-number":["61404078"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Shenzhen Science and Technology Innovations Committee","award":["JCYJ20140417115840254"],"award-info":[{"award-number":["JCYJ20140417115840254"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/tcsii.2015.2458111","type":"journal-article","created":{"date-parts":[[2015,7,17]],"date-time":"2015-07-17T18:40:36Z","timestamp":1437158436000},"page":"952-956","source":"Crossref","is-referenced-by-count":26,"title":["A 40-MHz Bandwidth 0\u20132 MASH VCO-Based Delta-Sigma ADC With 35-fJ\/Step FoM"],"prefix":"10.1109","volume":"62","author":[{"given":"Peng","family":"Zhu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinpeng","family":"Xing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georges","family":"Gielen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2168015"},{"key":"ref11","first-page":"270","article-title":"A 71 dB SFDR open loop VCO-based ADC using 2-level PWM modulation","author":"rao","year":"0","journal-title":"IEEE Symp VLSI"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239113"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073193"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2209298"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2293753"},{"key":"ref16","first-page":"154","article-title":"A 72 dB-DR $\\Delta\\Sigma$ CT modulator using digitally estimated auxiliary DAC linearization achieving 88 fJ\/conv in a 25 MHz BW","author":"witte","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref17","first-page":"156","article-title":"A 15 mW 3.6 GS\/s CT- $\\Delta\\Sigma$ ADC with 36 MHz bandwidth and 83 dB DR in 90 nm CMOS","author":"shettigar","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref18","first-page":"158","article-title":"A 20 mW 61 dB SNDR (60 MHz BW) 1 b 3rd-order continuous-time delta-sigma modulator clocked at 6 GHz in 45 nm CMOS","author":"srinivasan","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref19","first-page":"268","article-title":"A 28 fJ\/conv-step CT $\\Delta\\Sigma$ modulator with 78 dB DR and 18 MHz BW in 28 nm CMOS using a highly digital multibit quantizer","author":"shu","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021916"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218062"},{"key":"ref6","first-page":"63","article-title":"A 40 MHz-BW 35 fJ\/step-FoM nonlinearity-cancelling two-step ADC with dual-input VCO-based quantizer","author":"zhu","year":"0","journal-title":"Proc ESSCIRC"},{"key":"ref5","first-page":"480","article-title":"A 235 mW CT 0–3 MASH ADC achieving ?67 dBFS\/Hz NSD with 53 MHz BW","author":"dong","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/TCSI.2009.2018928","article-title":"Analysis and design of voltage-controlled oscillator based analog-to-digital converter","volume":"57","author":"kim","year":"2010","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref7","first-page":"1","article-title":"A hybrid SAR-VCO delta-sigma ADC with first-order noise shaping","author":"sanyal","year":"0","journal-title":"Proc IEEE CICC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032703"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2393814"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7277159\/07161322.pdf?arnumber=7161322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:07Z","timestamp":1642003387000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7161322"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":19,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2015.2458111","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,10]]}}}