{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:18:29Z","timestamp":1761394709266,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004085","name":"Ministry of Education, Science and Technology","doi-asserted-by":"publisher","award":["NRF-2011-0020128"],"award-info":[{"award-number":["NRF-2011-0020128"]}],"id":[{"id":"10.13039\/501100004085","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Multi-Project Wafer of IC Design Education Center"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/tcsii.2015.2483158","type":"journal-article","created":{"date-parts":[[2015,9,28]],"date-time":"2015-09-28T18:28:33Z","timestamp":1443464913000},"page":"1207-1211","source":"Crossref","is-referenced-by-count":2,"title":["A 2-Gb\/s\/ch Data-Dependent Swing-Limited On-Chip Signaling for Single-Ended Global I\/O in SDRAM"],"prefix":"10.1109","volume":"64","author":[{"given":"Jungtaek","family":"You","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junyoung","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22046"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/82.673643"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346625"},{"key":"ref13","first-page":"1693","article-title":"A low swing differential signaling circuit for on-chip global interconnects","author":"yong","year":"0","journal-title":"Proc ICSICT"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/92.845893"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2007.4529714"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001949"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373469"},{"key":"ref18","first-page":"180","article-title":"A source-synchronous 90 Gb\/s capacitively driven serial on-chip link over 6 mm in 65 nm CMOS","author":"walter","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036761"},{"year":"2013","key":"ref4"},{"year":"2012","key":"ref3"},{"key":"ref6","first-page":"278","article-title":"A 60 nm 6 Gb\/s\/pin GDDR5 graphics DRAM with multifaceted clocking and ISI\/SSN-reduction techniques","author":"bae","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"year":"2012","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/9780470423899"},{"key":"ref7","first-page":"40","article-title":"A 1.2 V 38 nm 2.4 Gb\/s\/pin 2 Gb DDR4 SDRAM with bank group and $\\times$4 half-page architecture","author":"koo","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-84882-507-9"},{"year":"2008","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258790"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8048686\/07279097.pdf?arnumber=7279097","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:35:10Z","timestamp":1633919710000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7279097\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":20,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2015.2483158","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}