{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:23:53Z","timestamp":1705962233257},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tcsii.2015.2483362","type":"journal-article","created":{"date-parts":[[2015,9,28]],"date-time":"2015-09-28T18:28:33Z","timestamp":1443464913000},"page":"171-175","source":"Crossref","is-referenced-by-count":10,"title":["A Method to Design Single Error Correction Codes With Fast Decoding for a Subset of Critical Bits"],"prefix":"10.1109","volume":"63","author":[{"given":"Pedro","family":"Reviriego","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mustafa","family":"Demirci","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian","family":"Evans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan Antonio","family":"Maestro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/0471792748"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2033915"},{"key":"ref10","year":"0","journal-title":"OpenSilicon Interlaken ASIC IP Core"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993842"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226585"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2013.2271441"},{"key":"ref7","year":"0","journal-title":"Ten Gigabit Ethernet Medium Access Controller"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.69"},{"key":"ref9","year":"2015","journal-title":"UltraScale Architecture Integrated Block for 100 G Ethernet v 14 LigCOREIP Product Guide PG165"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2486001.2486011"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7394206\/7279100.pdf?arnumber=7279100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:48:36Z","timestamp":1642006116000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7279100\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2015.2483362","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}