{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T18:02:55Z","timestamp":1648663375365},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"China Major S&T Project","award":["2013ZX01033001-001-003"],"award-info":[{"award-number":["2013ZX01033001-001-003"]}]},{"name":"National High-Tech R&D Program of China","award":["2015AA016601","2012AA010904","2012AA012701"],"award-info":[{"award-number":["2015AA016601","2012AA010904","2012AA012701"]}]},{"DOI":"10.13039\/501100001809","name":"NNSF of China","doi-asserted-by":"crossref","award":["61274131"],"award-info":[{"award-number":["61274131"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Importation and Development of High-Caliber Talents Project of Beijing Municipal Institutions","award":["YETP0163"],"award-info":[{"award-number":["YETP0163"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/tcsii.2016.2530168","type":"journal-article","created":{"date-parts":[[2016,2,15]],"date-time":"2016-02-15T19:09:36Z","timestamp":1455563376000},"page":"668-672","source":"Crossref","is-referenced-by-count":0,"title":["A Fast and Power-Efficient Memory-Centric Architecture for Affine Computation"],"prefix":"10.1109","volume":"63","author":[{"given":"Shouyi","family":"Yin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Ouyang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2011.12.006"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1137\/080732730"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2013.6641456"},{"key":"ref5","first-page":"1","article-title":"18.2 A 1.9 TOPS and 564 GOPS\/W heterogeneous multicore SoC with color-based object classification accelerator for image-recognition applications","author":"tanabe","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/B:VISI.0000027790.02288.f2"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488748"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1111\/1467-8659.00673"},{"key":"ref1","first-page":"404","author":"bay","year":"0","journal-title":"Proc ECCV"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7498699\/07407346.pdf?arnumber=7407346","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:43:19Z","timestamp":1642005799000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7407346\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":8,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2016.2530168","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,7]]}}}