{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T16:47:22Z","timestamp":1754153242984,"version":"3.41.2"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/tcsii.2016.2530169","type":"journal-article","created":{"date-parts":[[2016,2,15]],"date-time":"2016-02-15T14:09:36Z","timestamp":1455545376000},"page":"708-712","source":"Crossref","is-referenced-by-count":7,"title":["A Low-Latency QRD-RLS Architecture for High-Throughput Adaptive Applications"],"prefix":"10.1109","volume":"63","author":[{"given":"Mohammad","family":"Sadegh Alizadeh","sequence":"first","affiliation":[{"name":"Faculty of Electrical Engineering, Sharif University of Technology, Tehran, Iran"}]},{"given":"Javad","family":"Bagherzadeh","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering, Sharif University of Technology, Tehran, Iran"}]},{"given":"Mohammad","family":"Sharifkhani","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering, Sharif University of Technology, Tehran, Iran"}]}],"member":"263","reference":[{"key":"ref10","first-page":"327","article-title":"Fixed-point CORDIC-based QR decomposition by Givens rotations on FPGA","author":"dongdong","year":"0","journal-title":"Proc Int Conf Reconfigurable Comput FPGAs"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.34"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215775"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/78.575694"},{"key":"ref14","first-page":"15","article-title":"High-throughput digital IIR filter design","volume":"2","author":"wang","year":"2014","journal-title":"Optimal Algorithms"},{"key":"ref15","first-page":"39","article-title":"High speed and power efficient compression of partial products and vectors","volume":"1","author":"pan","year":"2013","journal-title":"Optimal Algorithms"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1093\/ietcom\/e91-b.4.1068"},{"journal-title":"An Efficient FPGA Implementation of Scalable Matrix Inversion Core Using QR Decomposition","year":"2009","author":"irturk","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TAEECE.2013.6557275"},{"journal-title":"QRD-RLS Adaptive Filtering","year":"2009","author":"apolinario","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2234874"},{"key":"ref6","first-page":"131","article-title":"Pipelined CORDIC based QRD-RLS adaptive filtering using matrix lookahead","author":"ma","year":"0","journal-title":"Proc Signal Process Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2009.5395991"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2005.1600043"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00405-6_23"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2184374"},{"journal-title":"Adaptive Filter Theory","year":"2013","author":"haykin","key":"ref1"},{"key":"ref9","first-page":"19","article-title":"Matrix triangularization by systolic arrays","volume":"298","author":"gentleman","year":"0","journal-title":"Proc SPIE Real-Time Signal Process"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7498699\/07407319.pdf?arnumber=7407319","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:06Z","timestamp":1753207746000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7407319\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":18,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2016.2530169","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2016,7]]}}}