{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:45:26Z","timestamp":1761648326400},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/tcsii.2016.2530862","type":"journal-article","created":{"date-parts":[[2016,2,19]],"date-time":"2016-02-19T19:08:59Z","timestamp":1455908939000},"page":"803-807","source":"Crossref","is-referenced-by-count":13,"title":["Resource-Efficient Pipelined Architectures for Radix-2 Real-Valued FFT With Real Datapaths"],"prefix":"10.1109","volume":"63","author":[{"given":"Xiao-Bo","family":"Yin","sequence":"first","affiliation":[]},{"given":"Feng","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Zhen-Guo","family":"Ma","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2010.5757736"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2147338"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2246251"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2014.6881052"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCSyst.2014.6926178"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2268411"},{"key":"ref16","first-page":"165","volume":"9","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2008.924637"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEMBS.2008.4649138"},{"key":"ref3","first-page":"6006","article-title":"A cost-effective memory-based real-valued FFT and Hermitian symmetric IFFT processor for DMT-based wire-line transmission systems","volume":"6","author":"chi","year":"0","journal-title":"Proc IEEE ISCAS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1987.1165220"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2012.6489117"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2273841"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ip-vis:20041114"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2319335"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1015","DOI":"10.1109\/T-C.1970.222826","article-title":"a pipeline fast fourier transform","volume":"c 19","author":"groginsky","year":"1970","journal-title":"IEEE Transactions on Computers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2017125"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7524073\/07410002.pdf?arnumber=7410002","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:43:20Z","timestamp":1642005800000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7410002\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":17,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2016.2530862","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,8]]}}}