{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T16:17:31Z","timestamp":1764433051289},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/tcsii.2016.2530881","type":"journal-article","created":{"date-parts":[[2016,2,19]],"date-time":"2016-02-19T19:08:59Z","timestamp":1455908939000},"page":"643-647","source":"Crossref","is-referenced-by-count":22,"title":["Bit-Interleaving-Enabled 8T SRAM With Shared Data-Aware Write and Reference-Based Sense Amplifier"],"prefix":"10.1109","volume":"63","author":[{"given":"Liang","family":"Wen","sequence":"first","affiliation":[]},{"given":"Xu","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Keji","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Shudong","family":"Tian","sequence":"additional","affiliation":[]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1587\/elex.11.20140229"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2198984"},{"key":"ref11","first-page":"252","article-title":"A 5.3 GHz 8 T-SRAM with operation down to 0.41 V in 65 nm CMOS","author":"chang","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332267"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2085970"},{"key":"ref8","first-page":"2578","article-title":"An 8 T differential SRAM with improved noise margin for bit-interleaving in 65 nm CMOS","volume":"58","author":"tuan","year":"2011","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2187474"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2265265"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273835"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7498699\/07410029.pdf?arnumber=7410029","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:43:19Z","timestamp":1642005799000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7410029\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":12,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2016.2530881","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,7]]}}}