{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T05:49:33Z","timestamp":1775454573504,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/tcsii.2016.2548100","type":"journal-article","created":{"date-parts":[[2016,3,29]],"date-time":"2016-03-29T18:29:48Z","timestamp":1459276188000},"page":"1059-1063","source":"Crossref","is-referenced-by-count":8,"title":["Bitline Precharging and Preamplifying Switching pMOS for High-Speed Low-Power SRAM"],"prefix":"10.1109","volume":"63","author":[{"given":"Hanwool","family":"Jeong","sequence":"first","affiliation":[]},{"given":"Juhyun","family":"Park","sequence":"additional","affiliation":[]},{"given":"Tae Woo","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Woojin","family":"Rim","sequence":"additional","affiliation":[]},{"given":"Taejoong","family":"Song","sequence":"additional","affiliation":[]},{"given":"Gyuhong","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hyo-Sig","family":"Won","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8381-0548","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"weste","year":"2011","journal-title":"Integrated Circuit Design"},{"key":"ref11","first-page":"12","article-title":"FinFET performance advantage at 22 nm: An AC perspective","author":"guillorn","year":"0","journal-title":"Proc Symp VLSI Technol"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2010.04.010"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681834"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.918909"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283650"},{"key":"ref16","first-page":"1","article-title":"New category of ultra-thin notchless 6 T SRAM cell layout topologies for sub-22 nm","author":"mann","year":"0","journal-title":"Proc IEEE 12th ISQED"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479067"},{"key":"ref18","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active \n\n$\\text{V}_{\\mathrm{MIN}}$-\nenhancing assist circuitry","author":"karl","year":"0","journal-title":"Proc IEEE ISSCC Conf Dig Tech Papers"},{"key":"ref4","first-page":"242","article-title":"A reconfigurable sense amplifier with auto-zero calibration and pre-amplification in 28 nm CMOS","author":"giridhar","year":"0","journal-title":"Proc IEEE ISSCC Conf Dig Tech Papers"},{"key":"ref3","author":"kosic","year":"2009","journal-title":"Method and Device for Comparator Offset Cancellation"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2039949"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2268312"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4_3"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2010.0092"},{"key":"ref2","author":"lovett","year":"1999","journal-title":"Threshold Voltage Mismatch Compensated Sense Amplifier for SRAM Memory Arrays"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref9","first-page":"131","article-title":"A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, \nself-aligned contacts and high density MIM capacitors","author":"auth","year":"0","journal-title":"Proc VLSI Symp Technol"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7723946\/07442809.pdf?arnumber=7442809","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:40:02Z","timestamp":1641987602000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7442809\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":18,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2016.2548100","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11]]}}}