{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:03:46Z","timestamp":1761419026714},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/tcsii.2016.2551544","type":"journal-article","created":{"date-parts":[[2016,4,7]],"date-time":"2016-04-07T19:36:44Z","timestamp":1460057804000},"page":"16-20","source":"Crossref","is-referenced-by-count":20,"title":["A 10-GS\/s 4-Bit Single-Core Digital-to-Analog Converter for Cognitive Ultrawidebands"],"prefix":"10.1109","volume":"64","author":[{"given":"F. N. U.","family":"Juanda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Shu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joseph S.","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004527"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2011.2161022"},{"key":"ref6","first-page":"1","article-title":"A 60-GS\/s 6-Bit DAC in 0.5-\n\n$\\mu\\text{m}$ InP HBT technology for optical \ncommunications systems","author":"nagatani","year":"0","journal-title":"Proc IEEE Compound Semicond Integr Circuit Symp"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205700"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.2007.4351836"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.910469"},{"key":"ref8","first-page":"194","article-title":"A 56 GS\/S 6b DAC in 65 nm CMOS with 256 \n\n$\\times$ 6b memory","author":"greshishchev","year":"0","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref12","first-page":"126","article-title":"A 16b 400 MS\/s DAC with <?80 dBc IMD to 300 MHz and <?160 dBm\/Hz noise power \nspectral density","volume":"1","author":"schofield","year":"0","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2350540"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.918968"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2005.863876"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865443"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7795265\/07448885.pdf?arnumber=7448885","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:02Z","timestamp":1642004402000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7448885\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":12,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2016.2551544","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}