{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:53:03Z","timestamp":1774367583720,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Binational Science Foundation","award":["2012139"],"award-info":[{"award-number":["2012139"]}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1329374"],"award-info":[{"award-number":["CCF-1329374"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1526466"],"award-info":[{"award-number":["CCF-1526466"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1548078"],"award-info":[{"award-number":["CNS-1548078"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100011039","name":"IARPA","doi-asserted-by":"crossref","award":["W911NF-14-C-0089"],"award-info":[{"award-number":["W911NF-14-C-0089"]}],"id":[{"id":"10.13039\/100011039","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Cisco Systems and Intel"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/tcsii.2016.2551552","type":"journal-article","created":{"date-parts":[[2016,4,7]],"date-time":"2016-04-07T19:36:44Z","timestamp":1460057804000},"page":"11-15","source":"Crossref","is-referenced-by-count":25,"title":["Hexagonal TSV Bundle Topology for 3-D ICs"],"prefix":"10.1109","volume":"64","author":[{"given":"Boris","family":"Vaisband","sequence":"first","affiliation":[]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"2013","journal-title":"COMSOL Multiphysics 4 3b"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.165.0470"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.808683"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-1685-9"},{"key":"ref14","author":"salman","year":"2012","journal-title":"High Performance Integrated Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2054119"},{"key":"ref16","year":"0","journal-title":"Synopsys HSPICE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.07.007"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109630"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306541"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228740"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026200"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6249054"},{"key":"ref2","year":"2011","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref1","author":"pavlidis","year":"2009","journal-title":"Three-Dimensional Integrated Circuit Design"},{"key":"ref9","year":"0","journal-title":"Ansys\ufffd Q3D Extractor"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/8920\/7795265\/7448908-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7795265\/07448908.pdf?arnumber=7448908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:51:42Z","timestamp":1649443902000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7448908\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":16,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2016.2551552","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}