{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:48:22Z","timestamp":1761562102503,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["NRF-2014R1A2A1A11052875"],"award-info":[{"award-number":["NRF-2014R1A2A1A11052875"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/tcsii.2016.2560340","type":"journal-article","created":{"date-parts":[[2016,4,29]],"date-time":"2016-04-29T01:01:46Z","timestamp":1461891706000},"page":"249-253","source":"Crossref","is-referenced-by-count":10,"title":["A Phase-Interpolator-Based Fractional Counter for All-Digital Fractional-N Phase-Locked Loop"],"prefix":"10.1109","volume":"64","author":[{"given":"Young-Ho","family":"Choi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byungsub","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Yoon","family":"Sim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong-June","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"260","article-title":"A 1.22 ps integrated-jitter 0.25-to-4 GHz fractional-N ADPLL in 16 nm FinFET CMOS","author":"tsai","year":"0","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2189055"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071650"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2106315"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215737"},{"key":"ref15","first-page":"25","article-title":"An arbitrarily skewable multiphase clock generator combining direct interpolation with phase error average","volume":"1","author":"yang","year":"0","journal-title":"Proc IEEE Int Symp Circuit Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359670"},{"key":"ref17","first-page":"70","article-title":"A reconfigurable distributed all-digital clock generator core with SSC and skew correction in 22 nm high- $k$ tri-gate LP CMOS","author":"li","year":"0","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref18","first-page":"254","article-title":"A 0.026 mm2 5.3 mW 32-to-2000 MHz digital fractional-N phase locked-loop using a phase-interpolating phase-to-digital converter","author":"jang","year":"0","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819114"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2007.7.4.267"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2272340"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2221197"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074950"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.886896"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158752"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"881","DOI":"10.1109\/TCSII.2009.2035258","article-title":"Fractional-N phase-locked-loop-based frequency synthesis: A tutorial","volume":"56","author":"su","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref9","first-page":"268","article-title":"A 0.012 mm2 3.1 mW bang-bang digital fractional-N PLL with a power supply noise cancellation technique and a walking-one-phase-selection fractional frequency divider","author":"liu","year":"0","journal-title":"Proc IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7864481\/07462245.pdf?arnumber=7462245","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:09Z","timestamp":1642003809000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7462245\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":18,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2016.2560340","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}