{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T15:16:42Z","timestamp":1784906202270,"version":"3.55.0"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Ministry of Education and Science of Spain","award":["TIN2013-42253-P"],"award-info":[{"award-number":["TIN2013-42253-P"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/tcsii.2016.2563798","type":"journal-article","created":{"date-parts":[[2016,5,5]],"date-time":"2016-05-05T18:19:59Z","timestamp":1462472399000},"page":"319-323","source":"Crossref","is-referenced-by-count":14,"title":["HUB Floating Point for Improving FPGA Implementations of DSP Applications"],"prefix":"10.1109","volume":"64","author":[{"given":"Javier","family":"Hormigo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Julio","family":"Villalba","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2479623"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.134"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2014.7094576"},{"key":"ref13","first-page":"1","article-title":"Improving fixed-point implementation of QR decomposition by rounding-to-nearest","author":"mu\u00f1oz","year":"0","journal-title":"Proc IEEE ISCE"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCE.2015.7177797"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2502318"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2015.18"},{"key":"ref3","year":"2015","journal-title":"Arria10 Device Overview"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.59"},{"key":"ref5","year":"2008"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082765"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2012.2231666"},{"key":"ref2","year":"2014","journal-title":"LogiCORE IP floating-point operator v7 0 product guide PG060"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.44"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629963"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7864481\/07465754.pdf?arnumber=7465754","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:09Z","timestamp":1642003809000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7465754\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":15,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2016.2563798","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}