{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:24:14Z","timestamp":1782969854800,"version":"3.54.5"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["(NRF-2015R1A5A1036133)."],"award-info":[{"award-number":["(NRF-2015R1A5A1036133)."]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/tcsii.2016.2569441","type":"journal-article","created":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T14:09:07Z","timestamp":1463580547000},"page":"397-401","source":"Crossref","is-referenced-by-count":13,"title":["A 2.3-mW 0.01-mm $^{\\text{2}}$ 1.25-GHz Quadrature Signal Corrector With 1.1-ps Error for Mobile DRAM Interface in 65-nm CMOS"],"prefix":"10.1109","volume":"64","author":[{"given":"YongJo","family":"Kim","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Keunsoo","family":"Song","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dongkyun","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"SeongHwan","family":"Cho","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2188943"},{"key":"ref3","first-page":"514","article-title":"A low-jitter 8-to-10 GHz distributed DLL for multiple-phase clock generation","author":"hsiao","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874036"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291052"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.910798"},{"key":"ref7","first-page":"434","article-title":"A low-jitter and precise multiphase delay-locked loop using shifted averaging VCDL","author":"chang","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015681"},{"key":"ref1","first-page":"98","article-title":"A 5.4 mW 0.0035 mm2 0.48 \n\n$\\text{ps}_{\\mathrm{rms}}$-\njitter 0.8-to-5 GHz non-PLL\/DLL all-digital phase generator\/rotator in 45 nm SOI CMOS","author":"kim","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7886391\/07470621.pdf?arnumber=7470621","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:42:51Z","timestamp":1641987771000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7470621\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":8,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2016.2569441","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,4]]}}}