{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,3]],"date-time":"2025-08-03T04:21:52Z","timestamp":1754194912244,"version":"3.37.3"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 104-2220-E-007-009","104-2221-E-007-103-MY3"],"award-info":[{"award-number":["MOST 104-2220-E-007-009","104-2221-E-007-103-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/tcsii.2016.2605139","type":"journal-article","created":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T18:38:50Z","timestamp":1472755130000},"page":"1171-1175","source":"Crossref","is-referenced-by-count":23,"title":["A 0.3-V 0.705-fJ\/Conversion-Step 10-bit SAR ADC With a Shifted Monotonic Switching Procedure in 90-nm CMOS"],"prefix":"10.1109","volume":"63","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6933-897X","authenticated-orcid":false,"given":"Sung-En","family":"Hsieh","sequence":"first","affiliation":[]},{"given":"Chih-Cheng","family":"Hsieh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2349571"},{"key":"ref3","first-page":"196","article-title":"A 0.85 fJ\/conversion-step 10 b 200 kS\/s subranging SAR ADC in 40 nm CMOS","author":"tai","year":"0","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"2239","article-title":"A 0.6 V 8 b 100 MS\/s SAR ADC with minimized DAC capacitance and switching energy in 65 nm CMOS","author":"wu","year":"0","journal-title":"IEEE ISCAS Dig Tech Papers"},{"key":"ref5","first-page":"280","article-title":"A 2.4-to-5.2 fJ\/conversion-step 10 b 0.5-to-4 MS\/s SAR ADC with charge-average switching DAC in 90 nm CMOS","author":"liou","year":"0","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"1","article-title":"A 0.4 V 2.02 fJ\/Conversion-step 10-bit hybrid SAR ADC with time-domain quantizer in 90 nm CMOS","author":"chen","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref7","first-page":"190","article-title":"A resolution-reconfigurable 5-to-10 b 0.4-to-1 V power scalable SAR ADC","author":"yip","year":"0","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/7752994\/07558171.pdf?arnumber=7558171","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:21:01Z","timestamp":1642004461000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7558171\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":8,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2016.2605139","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2016,12]]}}}