{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:57:52Z","timestamp":1740167872447,"version":"3.37.3"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003621","name":"Center for Integrated Smart Sensors funded by the Ministry of Science, ICT and Future Planning as Global Frontier Project","doi-asserted-by":"publisher","award":["CISS-2011-0031860"],"award-info":[{"award-number":["CISS-2011-0031860"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/tcsii.2016.2638472","type":"journal-article","created":{"date-parts":[[2016,12,12]],"date-time":"2016-12-12T18:27:00Z","timestamp":1481567220000},"page":"1057-1061","source":"Crossref","is-referenced-by-count":5,"title":["Low-Power LDPC-CC Decoding Architecture Based on the Integration of Memory Banks"],"prefix":"10.1109","volume":"64","author":[{"given":"Injae","family":"Yoo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3524-2838","authenticated-orcid":false,"given":"In-Cheol","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2008.050519"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2012.OW1H.4"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/26.990903"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"3430","DOI":"10.1109\/TCSI.2008.924892","article-title":"Algorithms of finding the first two minimum values and their hardware implementation","volume":"55","author":"wey","year":"2008","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362663"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/18.782171"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2407732"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016592"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2010.5678772"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362721"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2230506"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2350377"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4347.001.0001","author":"gallager","year":"1963","journal-title":"Low-Density Parity-Check Codes"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2004.1365528"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8016697\/07781655.pdf?arnumber=7781655","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:18Z","timestamp":1641987678000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7781655\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":14,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2016.2638472","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}