{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T03:42:17Z","timestamp":1761709337812,"version":"3.37.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/tcsii.2017.2683643","type":"journal-article","created":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T23:14:53Z","timestamp":1489706093000},"page":"1347-1351","source":"Crossref","is-referenced-by-count":21,"title":["A Novel Conflict-Free Parallel Memory Access Scheme for FFT Processors"],"prefix":"10.1109","volume":"64","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5671-6118","authenticated-orcid":false,"given":"Qian-Jian","family":"Xing","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhen-Guo","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8317-0608","authenticated-orcid":false,"given":"Ying-Ke","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2402935"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205911"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.846667"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117960"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2077314"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539000"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2011.5946830"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/321450.321457"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2037262"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/78.747802"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2008.4815625"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855231"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205957"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.924889"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/82.142032"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857040"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673242"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8091143\/07879803.pdf?arnumber=7879803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:40Z","timestamp":1642004620000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7879803\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":17,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2017.2683643","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}