{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:05:30Z","timestamp":1761419130866,"version":"3.37.3"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"KIAT funded by the Korean Government","award":["MOTIE N0001883"],"award-info":[{"award-number":["MOTIE N0001883"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/tcsii.2017.2688369","type":"journal-article","created":{"date-parts":[[2017,3,28]],"date-time":"2017-03-28T19:24:50Z","timestamp":1490729090000},"page":"276-280","source":"Crossref","is-referenced-by-count":16,"title":["A Fast-Locking All-Digital Multiplying DLL for Fractional-Ratio Dynamic Frequency Scaling"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9611-0268","authenticated-orcid":false,"given":"Jongsun","family":"Kim","sequence":"first","affiliation":[]},{"given":"Sangwoo","family":"Han","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el.2013.2857"},{"key":"ref11","first-page":"341","article-title":"A 0.1–1.5 GHz all-digital phase inversion delay-locked loop","author":"han","year":"2013","journal-title":"Proc A-SSCC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757469"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2003.1257082"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917372"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.923737"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2013.13.5.459"},{"key":"ref5","first-page":"466","article-title":"A 4.6GHz MDLL with ?46dBc reference spur and aperture position tuning","author":"ali","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883103"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900300"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.913612"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8302609\/07888537.pdf?arnumber=7888537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:40Z","timestamp":1642004560000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7888537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":14,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2017.2688369","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}