{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T15:00:23Z","timestamp":1761663623621,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Iran Cognitive Sciences and Technologies Council","award":["2611"],"award-info":[{"award-number":["2611"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/tcsii.2017.2690919","type":"journal-article","created":{"date-parts":[[2017,4,4]],"date-time":"2017-04-04T22:39:09Z","timestamp":1491345549000},"page":"1217-1221","source":"Crossref","is-referenced-by-count":60,"title":["A Resource-Limited Hardware Accelerator for Convolutional Neural Networks in Embedded Vision Applications"],"prefix":"10.1109","volume":"64","author":[{"given":"Shayan","family":"Moini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4436-4597","authenticated-orcid":false,"given":"Bijan","family":"Alizadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Emad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reza","family":"Ebrahimpour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428073"},{"key":"ref3","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc ACM\/SIGDA Int Symp Field-Program Gate Arrays"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854309"},{"key":"ref6","first-page":"513","article-title":"DLAU: A scalable deep learning accelerator unit on FPGA","volume":"36","author":"wang","year":"2017","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815993"},{"key":"ref5","first-page":"1393","article-title":"Efficient FPGA Acceleration of Convolutional Neural Networks Using Logical-3D Compute Array","author":"atul rahman","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657019"},{"key":"ref8","first-page":"1737","article-title":"Deep learning with limited numerical precision","author":"gupta","year":"2015","journal-title":"Proc Int Conf Mach Learn"},{"key":"ref7","first-page":"1106","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2652982"},{"journal-title":"Accelerating deep convolutional neural networks using specialized hardware","year":"2015","author":"ovtcharov","key":"ref9"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/2678373.2665678","article-title":"A reconfigurable fabric for accelerating large-scale datacenter services","volume":"42","author":"putnam","year":"2014","journal-title":"ACM SIGARCH Comput Archit News"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8048686\/07891946.pdf?arnumber=7891946","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:22Z","timestamp":1642004662000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7891946\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":12,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2017.2690919","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}