{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:24:36Z","timestamp":1761989076079,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tcsii.2017.2729595","type":"journal-article","created":{"date-parts":[[2017,7,20]],"date-time":"2017-07-20T18:10:01Z","timestamp":1500574201000},"page":"854-858","source":"Crossref","is-referenced-by-count":10,"title":["A Low-Power Continuous-Time Delta-Sigma Modulator Using a Resonant Single Op-Amp Third-Order Loop Filter"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7803-3417","authenticated-orcid":false,"given":"Young-Kyun","family":"Cho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myung-Don","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Choul-Young","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2321063"},{"key":"ref11","first-page":"468","article-title":"Finite GBW in single OpAmp CT \n$\\Sigma \\Delta $\n modulators","author":"wagner","year":"2016","journal-title":"Proc IEEE Int Conf Electron Circuits Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274852"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"502","DOI":"10.1109\/TCSII.2010.2048387","article-title":"A 9-bit 80 MS\/s successive approximation register analog-to-digital converter with a capacitor reduction technique","volume":"57","author":"cho","year":"2010","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/49.761034"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2506004"},{"journal-title":"Understanding Delta-Sigma Data Converters","year":"2005","author":"schreier","key":"ref16"},{"key":"ref4","first-page":"478","article-title":"A 5mW CT \n$\\Sigma \\Delta $\n ADC with embedded \n$2^{\\mathrm{ nd}}$\n-order active filter and VGA achieving 82dB DR in 2MHz BW","author":"rajan","year":"2014","journal-title":"Dig Tech Papers ISSCC"},{"key":"ref3","first-page":"282","article-title":"A 1.65mW 0.16mm2 dynamic zoom-ADC with 107.5dB DR in 20kHz BW","author":"g\u00f6nen","year":"2016","journal-title":"Dig Tech Papers ISSCC"},{"key":"ref6","first-page":"217","article-title":"5.2 mW 61 dB SNDR 15 MHz bandwidth CT \n$\\Sigma \\Delta $\n modulator using single operational amplifier and single feedback DAC","volume":"38","author":"cho","year":"2016","journal-title":"ETRI J"},{"key":"ref5","first-page":"272","article-title":"15.2 a 2.2GHz continuous-time \n$\\Delta \\Sigma $\n ADC with ?102dBc THD and 25MHz BW","author":"breem","year":"2016","journal-title":"Dig Tech Papers ISSCC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2532345"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2221194"},{"key":"ref2","first-page":"276","article-title":"15.4 a 280\n$\\mu {\\rm W}$\n 24kHz-BW 98.5dB-SNDR chopped single-bit CT \n$\\Delta \\Sigma {\\rm M}$\n  achieving <10Hz 1\/f noise corner without chopping artifacts","author":"billa","year":"2016","journal-title":"Dig Tech Papers ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2434100"},{"key":"ref9","first-page":"160","article-title":"A 10 MHz BW 50 fJ\/conv. Continuous time \n$\\Delta \\Sigma $\n modulator with high-order single opamp integrator using optimization-based design method","author":"matsukawa","year":"2012","journal-title":"Proc Symp VLSI Circuits"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8396242\/07987064.pdf?arnumber=7987064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T03:00:33Z","timestamp":1633921233000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7987064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":16,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2017.2729595","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}