{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,12]],"date-time":"2025-04-12T04:58:46Z","timestamp":1744433926729,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100002367","name":"Strategic Priority Research Program of the Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDA09020402"],"award-info":[{"award-number":["XDA09020402"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Integrate Circuit Research Program of China","award":["2009ZX02023-003"],"award-info":[{"award-number":["2009ZX02023-003"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/tcsii.2017.2729665","type":"journal-article","created":{"date-parts":[[2017,7,20]],"date-time":"2017-07-20T18:10:01Z","timestamp":1500574201000},"page":"486-490","source":"Crossref","is-referenced-by-count":6,"title":["A Single-Reference Parasitic-Matching Sensing Circuit for 3-D Cross Point PCM"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4321-0385","authenticated-orcid":false,"given":"Yu","family":"Lei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5766-5746","authenticated-orcid":false,"given":"Houpeng","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qian","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xi","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyun","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhen","family":"Tian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhitang","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Te-based amorphous binary OTS device with excellent selector characteristics for x-point memory applications","author":"koo","year":"2016","journal-title":"Proc Symp VLSI Technology"},{"key":"ref11","first-page":"260","article-title":"A \n$0.13\\mu $\nm 64Mb multi-layered conductive metal-oxide memory","author":"chevallier","year":"2010","journal-title":"Proc IEEE ISSCC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280296"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2368259"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1587\/elex.12.20150792"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530883"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001329"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2454859"},{"key":"ref6","first-page":"1","article-title":"A stackable cross point phase change memory","author":"kau","year":"2009","journal-title":"Proc IEEE IEDM"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547718"},{"key":"ref8","first-page":"1","article-title":"Access devices for 3D crosspoint memory","volume":"32","author":"burr","year":"2014","journal-title":"J Vac Sci Technol B Nanotechnol Microelectron Mater Process Meas Phenom"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2225147"},{"key":"ref2","first-page":"10.2.1","article-title":"Demonstration of 3D vertical RRAM with ultra low-leakage, high-selectivity and self-compliance memory cells","author":"luo","year":"2015","journal-title":"Proc IEEE IEDM"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223705"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223716"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8325343\/07987059.pdf?arnumber=7987059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T07:49:30Z","timestamp":1643183370000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7987059\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":15,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2017.2729665","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}