{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:57:53Z","timestamp":1740167873230,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tcsii.2017.2758323","type":"journal-article","created":{"date-parts":[[2017,9,29]],"date-time":"2017-09-29T18:42:09Z","timestamp":1506710529000},"page":"1534-1538","source":"Crossref","is-referenced-by-count":6,"title":["A 2-GS\/s 8-Bit ADC Featuring Virtual-Ground Sampling Interleaved Architecture in 28-nm CMOS"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5650-6236","authenticated-orcid":false,"given":"X. Shawn","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9185-2353","authenticated-orcid":false,"given":"Jieqiong","family":"Du","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1855-0919","authenticated-orcid":false,"given":"Yilei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5316-619X","authenticated-orcid":false,"given":"Yuan","family":"Du","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Heng","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yen-Cheng","family":"Kuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7635-1101","authenticated-orcid":false,"given":"Chi-Hang","family":"Chan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2934-9359","authenticated-orcid":false,"given":"Mau-Chung Frank","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/81.915383"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2464684"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946003"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2534678"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649088"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243803"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008510"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2554858"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417905"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6945992"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844121"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164961"},{"article-title":"Distributed virtual-ground switching for SAR and pipelined ADC","year":"2016","author":"pan","key":"ref7"},{"key":"ref2","first-page":"484","article-title":"29.2 A transmitter and receiver for 100Gb\/s coherent networks with integrated \n$4\\times 64$\n GS\/s 8b ADCs and DACs in 20nm CMOS","author":"cao","year":"2017","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2519397"},{"article-title":"Hierarchical parallel pipelined operation of analog and digital circuits","year":"2006","author":"pan","key":"ref9"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8513902\/08053825.pdf?arnumber=8053825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T18:15:27Z","timestamp":1643220927000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8053825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":16,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2017.2758323","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}