{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:57:50Z","timestamp":1740167870571,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2015R1D1A1A01060247"],"award-info":[{"award-number":["2015R1D1A1A01060247"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tcsii.2017.2761790","type":"journal-article","created":{"date-parts":[[2017,10,10]],"date-time":"2017-10-10T18:57:06Z","timestamp":1507661826000},"page":"1619-1623","source":"Crossref","is-referenced-by-count":3,"title":["Memory-Reduced Non-Binary LDPC Decoding With Accumulative Bubble Check"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2198-8532","authenticated-orcid":false,"given":"Injun","family":"Choi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9809-1339","authenticated-orcid":false,"given":"Ji-Hoon","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2012.101712.110709"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2008.4595129"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362854"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2677518"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2010.05.070096"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2534820"},{"key":"ref12","article-title":"A 21.66Gbps non-binary LDPC decoder for high-speed communications","author":"tian","year":"0","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISTC.2010.5613839"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0566"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2007.894088"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4234.681360"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2551550"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8513902\/08063902.pdf?arnumber=8063902","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T21:13:40Z","timestamp":1643231620000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8063902\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":12,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2017.2761790","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}