{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T10:17:09Z","timestamp":1756462629005,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tcsii.2017.2764096","type":"journal-article","created":{"date-parts":[[2017,10,18]],"date-time":"2017-10-18T18:20:01Z","timestamp":1508350801000},"page":"1574-1578","source":"Crossref","is-referenced-by-count":11,"title":["Feedforward Phase Noise Cancellation Exploiting a Sub-Sampling Phase Detector"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3196-6206","authenticated-orcid":false,"given":"Bart J.","family":"Thijssen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2487-8996","authenticated-orcid":false,"given":"Eric A. M.","family":"Klumperink","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip","family":"Quinlan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6790-5873","authenticated-orcid":false,"given":"Bram","family":"Nauta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Digital PLL for phase noise cancellation in ring oscillator-based I\/Q receivers","author":"chen","year":"2016","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746232"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313908"},{"key":"ref13","first-page":"494","article-title":"29.7 A 2.5GHz injection-locked ADPLL with 197fsrms integrated jitter and ?65dBc reference spur using time-division dual calibration","author":"kim","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","first-page":"40","article-title":"2.3 A \n$4.2~\\mu \\text{s}$\n-settling-time 3rd-order 2.1GHz phase-noise-rejection PLL using a cascaded time-amplified clock-skew sub-sampling DLL","author":"huang","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993677"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417963"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2056072"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.766813"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338420"},{"key":"ref3","first-page":"253","article-title":"A ring-VCO-based sub-sampling PLL CMOS circuit with-119 dBc\/Hz phase noise and 0.73 ps jitter","author":"sogo","year":"2012","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2010.2076711"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/0471732699"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2015.2416239"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252515"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596766"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2458956"},{"journal-title":"Architectures for RF Frequency Synthesizers","year":"2002","author":"vaucher","key":"ref20"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8513902\/08071021.pdf?arnumber=8071021","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T18:13:10Z","timestamp":1643220790000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8071021\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":20,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2017.2764096","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}