{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,18]],"date-time":"2025-10-18T15:09:37Z","timestamp":1760800177288,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tcsii.2017.2768409","type":"journal-article","created":{"date-parts":[[2018,11,16]],"date-time":"2018-11-16T04:16:48Z","timestamp":1542341808000},"page":"1708-1712","source":"Crossref","is-referenced-by-count":11,"title":["A Reduced Store\/Restore Energy MRAM-Based SRAM Cell for a Non-Volatile Dynamically Reconfigurable FPGA"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1605-5850","authenticated-orcid":false,"given":"Leila","family":"Bagheriye","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1306-9301","authenticated-orcid":false,"given":"Siroos","family":"Toofan","sequence":"additional","affiliation":[]},{"given":"Roghayeh","family":"Saeidi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5598-4161","authenticated-orcid":false,"given":"Behzad","family":"Zeinali","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7077-8545","authenticated-orcid":false,"given":"Farshad","family":"Moradi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2407711"},{"key":"ref11","article-title":"A novel nondestructive bit-line discharging scheme for deep submicrometer STT-RAMs","author":"zeinali","year":"0","journal-title":"IEEE Trans Emerg Topics Comput"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406948"},{"key":"ref13","article-title":"An introduction to reconfigurable computing","author":"compton","year":"2000","journal-title":"Proc IEEE Comput Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2169996"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/20.908581"},{"journal-title":"SPICE Models for Magnetic Tunnel Junctions Based on Monodomain Approximation","year":"2013","author":"fong","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2007.374463"},{"key":"ref18","first-page":"9","article-title":"New nonvolatile FPGA concept using magnetic tunneling junction","author":"bruchon","year":"2006","journal-title":"Proc IEEE Comput Soc Annu Symp Emerging VLSI Technol Archit"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-3594-5"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560286"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1596543.1596548"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2245638"},{"key":"ref5","first-page":"79","author":"chang","year":"2014","journal-title":"Energy Efficient Systems Using Resistive Memory Devices"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253412"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2006.306511"},{"key":"ref2","first-page":"1","article-title":"A power-efficient reconfigurable architecture using PCM configuration technology","author":"ahari","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref1","first-page":"302","article-title":"A non-volatile look-up table design using PCM (phase-change memory) cells","author":"wen","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.3076895"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8513902\/08090896.pdf?arnumber=8090896","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T17:42:44Z","timestamp":1643218964000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8090896\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":19,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2017.2768409","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}