{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:44:36Z","timestamp":1751093076761,"version":"3.37.3"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tcsii.2017.2775243","type":"journal-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T19:06:57Z","timestamp":1511204817000},"page":"1589-1593","source":"Crossref","is-referenced-by-count":2,"title":["A Mismatch-Immune 12-Bit SAR ADC With Completely Reconfigurable Capacitor DAC"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9138-9212","authenticated-orcid":false,"given":"Nicholas","family":"Collins","sequence":"first","affiliation":[]},{"given":"Andres","family":"Tamez","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5046-3917","authenticated-orcid":false,"given":"Lu","family":"Jie","sequence":"additional","affiliation":[]},{"given":"Jorge","family":"Pernillo","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5070-7512","authenticated-orcid":false,"given":"Michael P.","family":"Flynn","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962078"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177006"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185352"},{"key":"ref5","first-page":"1","article-title":"26.2 a 5.5fJ\/conv-step 6.4MS\/s 13b SAR ADC utilizing a redundancy-facilitated background error-detection-and-correction scheme","author":"ding","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/31.55073"},{"key":"ref2","first-page":"472","article-title":"A 7-to-10b 0-to-4MS\/s flexible SAR ADC with 6.5-to-16fJ\/conversion-step","author":"harpe","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357221"},{"key":"ref1","first-page":"241","article-title":"A 1V 11fJ\/conversion-step 10bit 10MS\/s asynchronous SAR ADC in \n$0.18\\mu\\text{m}$\n CMOS","author":"liu","year":"2010","journal-title":"Proc Int Symp VLSI Circuits"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8513902\/08115206.pdf?arnumber=8115206","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T17:27:16Z","timestamp":1643218036000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8115206\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":9,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2017.2775243","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}