{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:49:26Z","timestamp":1759146566861,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Instituto de Telecomunica\u00e7\u00f5es (Research Project RAPID)","award":["UID\/EEA\/50008\/2013"],"award-info":[{"award-number":["UID\/EEA\/50008\/2013"]}]},{"DOI":"10.13039\/501100001871","name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","doi-asserted-by":"publisher","award":["SFRH\/BD\/103337\/2014","SFRH\/BPD\/104648\/2014","SFRH\/BPD\/120009\/2016"],"award-info":[{"award-number":["SFRH\/BD\/103337\/2014","SFRH\/BPD\/104648\/2014","SFRH\/BPD\/120009\/2016"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tcsii.2017.2777533","type":"journal-article","created":{"date-parts":[[2017,11,24]],"date-time":"2017-11-24T19:04:47Z","timestamp":1511550287000},"page":"1599-1603","source":"Crossref","is-referenced-by-count":8,"title":["Single-Stage OTA Biased by Voltage-Combiners With Enhanced Performance Using Current Starving"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2941-7494","authenticated-orcid":false,"given":"R.","family":"Povoa","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9625-6435","authenticated-orcid":false,"given":"N.","family":"Lourenco","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8251-1415","authenticated-orcid":false,"given":"R.","family":"Martins","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9414-742X","authenticated-orcid":false,"given":"A.","family":"Canelas","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1687-1447","authenticated-orcid":false,"given":"N.","family":"Horta","sequence":"additional","affiliation":[]},{"given":"J.","family":"Goes","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Texas Instuments","year":"2017","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2024819"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377906"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISICir.2011.6131939"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2011.5948926"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SMElec.2012.6417222"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.5829\/idosi.ije.2013.26.03c.10"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2013.6662283"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2220387"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169186"},{"key":"ref4","first-page":"217","article-title":"RFCMOS Technology from \n$0.25~\\mu \\text{m}$\n to 65nm: The state of the art","author":"pekarik","year":"2004","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-0596-8"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2016.04.009","article-title":"AIDA: Robust analog circuit-level sizing and in-loop layout generation","author":"louren\u00e7o","year":"2016","journal-title":"Integr VLSI J"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2686586"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/cae.21671"},{"journal-title":"Analog Design Essentials","year":"2006","author":"sansen","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.858493"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2010.05.010"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2150910"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530518"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8513902\/08119886.pdf?arnumber=8119886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T18:56:29Z","timestamp":1643223389000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8119886\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":20,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2017.2777533","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}