{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T07:04:18Z","timestamp":1743750258205,"version":"3.37.3"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"MSIT as GFP","award":["CISS-2011-0031860"],"award-info":[{"award-number":["CISS-2011-0031860"]}]},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tcsii.2017.2779139","type":"journal-article","created":{"date-parts":[[2017,12,4]],"date-time":"2017-12-04T22:22:58Z","timestamp":1512426178000},"page":"764-768","source":"Crossref","is-referenced-by-count":9,"title":["Fast Low-Complexity Triple-Error-Correcting BCH Decoding Architecture"],"prefix":"10.1109","volume":"65","author":[{"given":"Daesung","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3044-5110","authenticated-orcid":false,"given":"Injae","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3524-2838","authenticated-orcid":false,"given":"In-Cheol","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2029144"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2275655"},{"journal-title":"Algebraic Coding Theory","year":"1968","author":"berlekamp","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676857"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2014.6986060"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842914"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2208678"},{"key":"ref2","first-page":"1183","article-title":"High-throughput and low-complexity BCH decoding architecture for solid-state drives","volume":"22","author":"lee","year":"2013","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352599"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4347.001.0001","author":"gallager","year":"1963","journal-title":"Low-Density Parity-Check Codes"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8365894\/08125750.pdf?arnumber=8125750","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:27Z","timestamp":1642004547000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8125750\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":10,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2017.2779139","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}