{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:06:26Z","timestamp":1761419186093,"version":"3.37.3"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["ECCS 1310279"],"award-info":[{"award-number":["ECCS 1310279"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/tcsii.2018.2794821","type":"journal-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T19:20:48Z","timestamp":1516216848000},"page":"974-978","source":"Crossref","is-referenced-by-count":6,"title":["A Modified Proportional\u2013Integral Loop Filter to Suppress DCO Noise in Digital PLL"],"prefix":"10.1109","volume":"65","author":[{"given":"Won","family":"Namgoong","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2457792"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530904"},{"journal-title":"Applied Optimal Estimation","year":"1974","author":"gelb","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545331"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2539344"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2048478"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2024985"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2609855"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2426878"},{"key":"ref1","first-page":"316","article-title":"All-digital PLL and GSM\/EDGE transmitter in 90nm CMOS","author":"staszewski","year":"2005","journal-title":"Proc IEEE Int Solid-State Circuits Conf"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/8920\/8423543\/8260580-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8423543\/08260580.pdf?arnumber=8260580","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:51:42Z","timestamp":1649443902000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8260580\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":10,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2018.2794821","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2018,8]]}}}