{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T19:11:37Z","timestamp":1769195497003,"version":"3.49.0"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/tcsii.2018.2805832","type":"journal-article","created":{"date-parts":[[2018,2,13]],"date-time":"2018-02-13T19:20:46Z","timestamp":1518549646000},"page":"1139-1143","source":"Crossref","is-referenced-by-count":15,"title":["Temperature Compensation in CMOS Peaking Current References"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2946-1786","authenticated-orcid":false,"given":"Mohammad Sadegh","family":"Eslampanah Sendi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siavash","family":"Kananian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Sharifkhani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir M.","family":"Sodagar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865284"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2204475"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1063\/1.1582376"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050744"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338488"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2056051"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICECCT.2015.7226144"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el:19820018"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SMICND.1999.810436"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/el:20050316"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.852529"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377877"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021922"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PRIMEASIA.2009.5397369"},{"key":"ref17","author":"ueno","year":"2010","journal-title":"CMOS Voltage and Current Reference Circuits consisting of Subthreshold MOSFETs"},{"key":"ref18","first-page":"398","article-title":"Low temperature coefficient CMOS voltage reference circuits","volume":"e77 a","author":"kimura","year":"1994","journal-title":"IEICE Trans Fundam"},{"key":"ref19","article-title":"Current reference circuit having both a PTAT subcircuit and an inverse PTAT subcircuit","author":"kimura","year":"1999"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.332"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/81.572344"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.840959"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2634779"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357223"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2001.982562"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2013.6577777"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.2955"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.1546"},{"key":"ref2","first-page":"1","article-title":"A VGS\/R induced reference circuit generating both temperature independent voltage and current sources","author":"zhu","year":"2012","journal-title":"Proc IEEE Int Conf Solid-State Integr Circuit Technol"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el:20072528"},{"key":"ref1","author":"gray","year":"1984","journal-title":"Analysis and Design of Analog Integrated Circuits"},{"key":"ref20","article-title":"Constant current circuits","author":"nagata","year":"1971"},{"key":"ref22","article-title":"Current reference circuit with substantially no temperature dependence","author":"kimura","year":"1999"},{"key":"ref21","article-title":"CMOS current mirror circuit and reference current\/voltage circuit","author":"kimura","year":"2008"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050531"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052577"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052389"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051314"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8447179\/08290961.pdf?arnumber=8290961","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T15:22:27Z","timestamp":1643210547000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8290961\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":36,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2018.2805832","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}